

EGC 455
SOC Design & Verification

UVM Tests and Components



Baback Izadi

Division of Engineering Programs
bai@engr.newpaltz.edu

UVM Test

- <https://www.youtube.com/watch?v=2KyJHRqbnJU>
- UVM is a library of classes and resources based on those classes
 - We use them to create testbenches.
- Creating tests with the Factory, so we can run multiple test in one compilation



Creating Tests with the Factory

```
if [file exists "work"] {vdel -all}
vlib work
vcom -f dut.f
vlog -f tb.f
vopt top -o top_optimized +acc +cover=sbfec+tinyalu(rtl).

vsim top_optimized -coverage +UVM_TESTNAME=random_test

set NoQuitOnFinish 1
onbreak {resume}
log /* -r
run -all
coverage exclude -src ../../tinyalu_dut/single_cycle_add_and_xor.vhd -line 49 -code s
coverage exclude -src ../../tinyalu_dut/single_cycle_add_and_xor.vhd -scope /top/DUT/add_and_xor -line
49 -code b
coverage save random_test.ucdb

vsim top_optimized -coverage +UVM_TESTNAME=add_test

set NoQuitOnFinish 1
onbreak {resume}
log /* -r
run -all
coverage exclude -src ../../tinyalu_dut/single_cycle_add_and_xor.vhd -line 49 -code s
coverage exclude -src ../../tinyalu_dut/single_cycle_add_and_xor.vhd -scope /top/DUT/add_and_xor -line
```



SUNY – New Paltz
Elect. & Comp. Eng.

Setting up UVM top module

```
module top;
    import uvm_pkg::*;
    `include "uvm_macros.svh"


    import tinyalu_pkg::*;
    `include "tinyalu_macros.svh"
    // instantiate bfm and DUT
    tinyalu_bfm    bfm();
    tinyalu DUT (.A(bfm.A), .B(bfm.B), .op(bfm.op), .clk(bfm.clk), .reset_n(bfm.reset_n),
        .start(bfm.start), .done(bfm.done), .result(bfm.result));
    // instead of passing the bfm to top level object as before, we use config database from UVM resource
    initial begin
        uvm_config_db #(virtual tinyalu_bfm)::set(null, "*", "bfm", bfm); // pass bfm using config_db
        run_test(); // Another feature of the UVM package; uses the command run input to run our test
    end

endmodule : top
```




SUNY – New Paltz
Elect. & Comp. Eng.

<pre> class random_test extends uvm_test; `uvm_component_utils(random_test); /* macro to register random_test with the factory */ virtual tnyalu_bfm bfm; function new (string name, uvm_component parent); super.new(name,parent); if(!uvm_config_db #(virtual tnyalu_bfm)::get(null, "*", "bfm", bfm)) // get bfm out of db using static function get \$fatal("Failed to get BFM"); endfunction : new // run phase is like execute task previously task run_phase(uvm_phase phase); random_tester random_tester_h; coverage coverage_h; scoreboard scoreboard_h; </pre>	<pre> phase.raise_objection(this); random_tester_h = new(bfm); coverage_h = new(bfm); scoreboard_h = new(bfm); fork coverage_h.execute(); scoreboard_h.execute(); join_none random_tester_h.execute(); phase.drop_objection(this); endtask : run_phase endclass </pre>
--	--



SUNY – New Paltz
Elect. & Comp. Eng.

<pre> class add_test extends uvm_test; `uvm_component_utils(add_test); virtual tnyalu_bfm bfm; function new (string name, uvm_component parent); super.new(name,parent); if(!uvm_config_db #(virtual tnyalu_bfm)::get(null, "*", "bfm", bfm)) \$fatal("Failed to get BFM"); endfunction : new task run_phase(uvm_phase phase); add_tester add_tester_h; coverage coverage_h; scoreboard scoreboard_h; </pre>	<pre> phase.raise_objection(this); add_tester_h = new(bfm); coverage_h = new(bfm); scoreboard_h = new(bfm); fork coverage_h.execute(); scoreboard_h.execute(); join_none add_tester_h.execute(); phase.drop_objection(this); endtask : run_phase endclass </pre>
---	--



SUNY – New Paltz
Elect. & Comp. Eng.

```

class random_tester;
    virtual tnyalu_bfm bfm;
    function new (virtual tnyalu_bfm b);
        bfm = b;
    endfunction : new
    protected virtual function operation_t get_op();
    bit [2:0] op_choice;
    op_choice = $random;
    case (op_choice)
        3'b000 : return no_op;
        3'b001 : return add_op;
        3'b010 : return and_op;
        3'b011 : return xor_op;
        3'b100 : return mul_op;
        3'b101 : return no_op;
        3'b110 : return rst_op;
        3'b111 : return rst_op;
    endcase // case (op_choice)
    endfunction : get_op

    protected virtual function byte get_data();
    bit [1:0] zero_ones;
    zero_ones = $random;
    if (zero_ones == 2'b00)
        return 8'h00;
    else if (zero_ones == 2'b11)
        return 8'hFF;
    else
        return $random;
    endfunction : get_data

```

```

virtual task execute();
    byte    unsigned    iA;
    byte    unsigned    iB;
    operation_t    op_set;
    shortint    result;
    bfm.reset_alu();
    repeat (1000) begin : random_loop
        op_set = get_op();
        iA = get_data();
        iB = get_data();
        bfm.send_op(iA, iB, op_set, result);
    end : random_loop
    #500;
endtask : execute

```

endclass : random_tester

class add_tester extends random_tester;

```

    function new (virtual tnyalu_bfm b);
        super.new(b);
    endfunction : new

```

```

    function operation_t get_op();
        bit [2:0] op_choice;
        return add_op;
    endfunction : get_op

```

endclass : add_tester

```

class scoreboard;
    virtual tinyalu_bfm bfm;

    function new (virtual tinyalu_bfm b);
        bfm = b;
    endfunction : new

    task execute();
        shortint predicted_result;
        forever begin : self_checker
            @(posedge bfm.done)
                #1;
            case (bfm.op_set)
                add_op: predicted_result = bfm.A + bfm.B;
                and_op: predicted_result = bfm.A & bfm.B;
                xor_op: predicted_result = bfm.A ^ bfm.B;
                mul_op: predicted_result = bfm.A * bfm.B;
            endcase // case (op_set)

            if ((bfm.op_set != no_op) && (bfm.op_set != rst_op))
                if (predicted_result != bfm.result)
                    $error ("FAILED: A: %0h B: %0h op: %s
                        result: %0h",
                        bfm.A, bfm.B, bfm.op_set.name(),
                        bfm.result);

            end : self_checker
        endtask : execute
    endclass

```



```

class coverage;
    virtual tinyalu_bfm bfm;
    byte    unsigned    A;
    byte    unsigned    B;
    operation_t op_set;
    covergroup op_cov;
        coverpoint op_set {
            bins single_cycle[] = {[add_op : xor_op], rst_op, no_op};
            bins multi_cycle = {mul_op};
            bins opn_rst[] = ([add_op:mul_op] => rst_op);
            bins rst_opn[] = (rst_op => [add_op:mul_op]);

            bins sngl_mul[] = ([add_op:xor_op], no_op => mul_op);
            bins mul_sngl[] = (mul_op => [add_op:xor_op], no_op);

            bins twoops[] = ([add_op:mul_op] [* 2]);
            bins manymult = (mul_op [* 3:5]);
        }
    endgroup

```



```
covergroup zeros_or_ones_on_ops;

    all_ops : coverpoint op_set {
        ignore_bins null_ops = {rst_op,
no_op};}

    a_leg: coverpoint A {
        bins zeros = {'h00};
        bins others= {'h01:'hFE}};
        bins ones = {'hFF};
    }

    b_leg: coverpoint B {
        bins zeros = {'h00};
        bins others= {'h01:'hFE}};
        bins ones = {'hFF};
    }
}
```




```
op_00_FF: cross a_leg, b_leg, all_ops {
    bins add_00 = binsof (all_ops) intersect {add_op} &&
        (binsof (a_leg.zeros) | | binsof (b_leg.zeros));
    bins add_FF = binsof (all_ops) intersect {add_op} &&
        (binsof (a_leg.ones) | | binsof (b_leg.ones));
    bins and_00 = binsof (all_ops) intersect {and_op} &&
        (binsof (a_leg.zeros) | | binsof (b_leg.zeros));
    bins and_FF = binsof (all_ops) intersect {and_op} &&
        (binsof (a_leg.ones) | | binsof (b_leg.ones));
    bins xor_00 = binsof (all_ops) intersect {xor_op} &&
        (binsof (a_leg.zeros) | | binsof (b_leg.zeros));
    bins xor_FF = binsof (all_ops) intersect {xor_op} &&
        (binsof (a_leg.ones) | | binsof (b_leg.ones));
    bins mul_00 = binsof (all_ops) intersect {mul_op} &&
        (binsof (a_leg.zeros) | | binsof (b_leg.zeros));
    bins mul_FF = binsof (all_ops) intersect {mul_op} &&
        (binsof (a_leg.ones) | | binsof (b_leg.ones));
    bins mul_max = binsof (all_ops) intersect {mul_op} &&
        (binsof (a_leg.ones) && binsof (b_leg.ones));
    ignore_bins others_only = binsof(a_leg.others) && binsof(b_leg.others);
}
```

```
endgroup

function new (virtual tinyalu_bfm b);
    op_cov = new();
    zeros_or_ones_on_ops = new();
    bfm = b;
endfunction : new

task execute();
    forever begin : sampling_block
        @(negedge bfm.clk);
        A = bfm.A;
        B = bfm.B;
        op_set = bfm.op_set;
        op_cov.sample();
        zeros_or_ones_on_ops.sample();
    end : sampling_block
endtask : execute
endclass : coverage
```



Elect. & Comp. Eng.

Compiling and Referencing the UVM

- <https://newpaltz.knowmia.com/K9sA>
- UVM is a library of classes and resources based on those classes
 - We use them to create testbenches.
- Creating tests with the Factory, so we can run multiple test in one compilation

Using the UVM

- Import `uvm_pkg::*` into all modules and packages
- Include `uvm_macros.svh` at the top of packages



Referencing the UVM

```
1 package memory_pkg;  
2     import uvm_pkg::*;  
3     `include "uvm_macros.svh"  
4  
5     `include "tester.svh"  
6     `include "monitor.svh"  
7     `include "scoreboard.svh"  
8 endpackage // memory_pkg  
9
```

Reference the UVM name space and
include the macro definitions




The root of all action

UVM Components



uvm_component: Mother of all action

- Launched automatically by the UVM
- Contain methods that the UVM calls
- We fill in the methods



uvm_components use Phases

The UVM instantiates all components in their own threads and calls the phase methods in order.

```
function void build_phase()
function void connect_phase()
function void end_of_elaboration_phase() function
void start_of_simulation_phase() task run_phase()
function void extract_phase()
function void check_phase() function
void report_phase()
```

uvm_component



SUNY – New Paltz
Elect. & Comp. Eng.

UVM Instantiates Test Test Instantiates other Components

Component A

```
function void build_phase()
function void connect_phase()
function void end_of_elaboration_phase()
function void start_of_simulation_phase()
task run_phase()
function void extract_phase()
function void check_phase()
function void report_phase()
```

Component B

```
function void build_phase()
function void connect_phase()
function void end_of_elaboration_phase()
function void start_of_simulation_phase()
task run_phase()
function void extract_phase()
function void check_phase()
function void report_phase()
```

Component C

```
function void build_phase()
function void connect_phase()
function void end_of_elaboration_phase()
function void start_of_simulation_phase()
task run_phase()
function void extract_phase()
function void check_phase()
function void report_phase()
```



SUNY – New Paltz
Elect. & Comp. Eng.

UVM calls phase methods in order First
the build_phase() method

Component A

```
function void build_phase()  
function void connect_phase()  
function void end_of_elaboration_phase()  
function void start_of_simulation_phase()  
task run_phase()  
function void extract_phase()  
function void check_phase()  
function void report_phase()
```

Component B

```
function void build_phase()  
function void connect_phase()  
function void end_of_elaboration_phase()  
function void start_of_simulation_phase()  
task run_phase()  
function void extract_phase()  
function void check_phase()  
function void report_phase()
```

Component C

```
function void build_phase()  
function void connect_phase()  
function void end_of_elaboration_phase()  
function void start_of_simulation_phase()  
task run_phase()  
function void extract_phase()  
function void check_phase()  
function void report_phase()
```



SUNY – New Paltz
Elect. & Comp. Eng.

The connect method is next...etc

Component A

```
function void build_phase()  
function void connect_phase()  
function void end_of_elaboration_phase()  
function void start_of_simulation_phase()  
task run_phase()  
function void extract_phase()  
function void check_phase()  
function void report_phase()
```

Component B

```
function void build_phase()  
function void connect_phase()  
function void end_of_elaboration_phase()  
function void start_of_simulation_phase()  
task run_phase()  
function void extract_phase()  
function void check_phase()  
function void report_phase()
```

Component C

```
function void build_phase()  
function void connect_phase()  
function void end_of_elaboration_phase()  
function void start_of_simulation_phase()  
task run_phase()  
function void extract_phase()  
function void check_phase()  
function void report_phase()
```



SUNY – New Paltz
Elect. & Comp. Eng.

The run_phase() method does the work

Component A

```
function void build_phase()
function void connect_phase()
function void end_of_elaboration_phase()
function void start_of_simulation_phase()
task run_phase()
function void extract_phase()
function void check_phase()
function void report_phase()
```

Component B

```
function void build_phase()
function void connect_phase()
function void end_of_elaboration_phase()
function void start_of_simulation_phase()
task run_phase()
function void extract_phase()
function void check_phase()
function void report_phase()
```


Component C

```
function void build_phase()
function void connect_phase()
function void end_of_elaboration_phase()
function void start_of_simulation_phase()
task run_phase()
function void extract_phase()
function void check_phase()
function void report_phase()
```



SUNY - New Paltz
Elect. & Comp. Eng.

The uvm_test is an uvm_component



SUNY - New Paltz
Elect. & Comp. Eng.

Running Multiple Tests

UVM Tests



Running Tests with the UVM

```
1  if [file exists work] {vdel -all}
2  vlib work
3  vlog -f compile.f
4  vsim top +UVM_TESTNAME=cat
5  set NoQuitOnFinish 1
6  onbreak {resume}
7  run -all
8  vsim top +UVM_TESTNAME=dog
9  run -all
```

```
33 #
34 # UVM-1.1b
35 # (C) 2007-2012 Mentor Graphics Corporation
36 # (C) 2007-2012 Cadence Design Systems, Inc.
37 # (C) 2006-2012 Synopsys, Inc.
38 # (C) 2011-2012 Cypress Semiconductor Corp.
39 #
40 #
41 # UVM_INFO @ 0: reporter [RNTST] Running test cat...
42 # UVM_INFO @ 0: uvm_test_top [cat] The cat says 'meow'
```

```
70 #
71 # UVM-1.1b
72 # (C) 2007-2012 Mentor Graphics Corporation
73 # (C) 2007-2012 Cadence Design Systems, Inc.
74 # (C) 2006-2012 Synopsys, Inc.
75 # (C) 2011-2012 Cypress Semiconductor Corp.
76 #
77 #
78 # UVM_INFO @ 0: reporter [RNTST] Running test dog...
79 # UVM_INFO @ 0: uvm_test_top [dog] En espanol, el perro dice 'guau, guau'
```



Running Tests with the UVM

```
1 if [file exists work] {vdel -all}
2 vlib work
3 vlog -f compile.f
4 vsim top +UVM_TESTNAME=cat
5 set NoQuitOnFinish 1
6 onbreak {resume}
7 run -all
8 vsim top +UVM_TESTNAME=dog
9 run -all
```

We tell the UVM what object to create using the `UVM_TESTNAME` plusarg.

How does this work?

```
34 # -----
35 # UVM-1.1b
36 # (C) 2007-2012 Mentor Graphics Corporation
37 # (C) 2007-2012 Cadence Design Systems, Inc.
38 # (C) 2006-2012 Synopsys, Inc.
39 # (C) 2011-2012 Cypress Semiconductor Corp.
40 # -----
41 # UVM_INFO @ 0: reporter [RNTST] Running test cat...
42 # UVM_INFO @ 0: uvm_test_top [cat] The cat says 'meow'
```

```
70 # -----
71 # UVM-1.1b
72 # (C) 2007-2012 Mentor Graphics Corporation
73 # (C) 2007-2012 Cadence Design Systems, Inc.
74 # (C) 2006-2012 Synopsys, Inc.
75 # (C) 2011-2012 Cypress Semiconductor Corp.
76 # -----
77 # UVM_INFO @ 0: reporter [RNTST] Running test dog...
78 # UVM_INFO @ 0: uvm_test_top [dog] En español, el perro dice 'guau, guau'
```



SUNY - New Paltz
Elect. & Comp. Eng.


The UVM has a Built-in Factory

1. We create classes that extend `uvm_test`
1. We call out the classes with the `UVM_TESTNAME` plusarg
2. We start the test with the `run_test()` task (defined in `uvm_pkg`)
3. `run_test()` uses the UVM factory to create and launch a test object.



SUNY - New Paltz
Elect. & Comp. Eng.

Creating a Test



Tests are classes that extend **uvm_test**

Creating a Test

```
1 class cat extends uvm_test;
2   `uvm_component_utils(cat)
3
4   function new(string name, uvm_component parent);
5     super.new(name, parent);
6   endfunction : new
7
8   task run_phase(uvm_phase phase);
9     phase.raise_objection(this);
10    super.run();
11    `uvm_info("cat","The cat says 'meow'", UVM_INFO);
12    phase.drop_objection(this);
13  endtask
14 endclass : cat
```

Extend **uvm_test**

Creating a Test

```
1 class cat extends uvm_test;
2   `uvm_component_utils(cat)
3
4   function new(string name, uvm_component parent);
5     super.new(name, parent);
6   endfunction : new
7
8   task run_phase(uvm_phase phase);
9     phase.raise_objection(this);
10    super.run();
11    `uvm_info("cat","The cat says 'meow'", UVM_INFO);
12    phase.drop_objection(this);
13  endtask
14 endclass : cat
```

Tell the UVM factory
about this test



SUNY - New Paltz
Elect. & Comp. Eng.

Creating a Test

```
1 class cat extends uvm_test;
2   `uvm_component_utils(cat)
3
4   function new(string name, uvm_component parent);
5     super.new(name, parent);
6   endfunction : new
7
8   task run_phase(uvm_phase phase)
9     phase.raise_objection(this);
10    super.run();
11    `uvm_info("cat","The cat says 'meow'", UVM_INFO);
12    phase.drop_objection(this);
13  endtask
14 endclass : cat
```

Must have a constructor



SUNY - New Paltz
Elect. & Comp. Eng.

Creating a Test

```
1 class cat extends uvm_test;
2   `uvm_component_utils(cat)
3
4   function new(string name, uvm_component parent);
5     super.new(name, parent);
6   endfunction : new
7
8   task run_phase(uvm_phase phase);
9     phase.raise_objection(this);
10    super.run();
11    `uvm_info("cat","The cat says 'meow'", UVM_INFO);
12    phase.drop_objection(this);
13  endtask
14 endclass : cat
```

The UVM will call the
run_phase() task



SUNY - New Paltz
Elect. & Comp. Eng.

Creating a Test

```
1 class cat extends uvm_test;
2   `uvm_component_utils(cat)
3
4   function new(string name, uvm_component parent);
5     super.new(name, parent);
6   endfunction : new
7
8   task run_phase(uvm_phase phase);
9     phase.raise_objection(this);
10    super.run();
11    `uvm_info("cat","The cat says 'meow'", UVM_INFO);
12    phase.drop_objection(this);
13  endtask
14 endclass : cat
```

The UVM passes us the
phase object



SUNY - New Paltz
Elect. & Comp. Eng.

UVM Objections

"Hey, I'm working here!"

```
1 class cat extends uvm_test;
2   `uvm_component_utils(cat)
3
4   function new(string name, uvm_component parent);
5     super.new(name, parent);
6   endfunction : new
7
8   task run_phase(uvm_phase phase);
9     phase.raise_objection(this);
10    super.run();
11    `uvm_info("cat","The cat says 'meow'", UVM_INFO);
12    phase.drop_objection(this);
13  endtask
14 endclass : cat
```

All threads have veto power over stopping the simulation
If any thread has a raised objection, the simulation continues



SUNY – New Paltz
Elect. & Comp. Eng.

Creating a Test

```
1 class cat extends uvm_test;
2   `uvm_component_utils(cat)
3
4   function new(string name, uvm_component parent);
5     super.new(name, parent);
6   endfunction : new
7
8   task run_phase(uvm_phase phase);
9     phase.raise_objection(this);
10    super.run();
11    `uvm_info("cat","The cat says 'meow'", UVM_INFO);
12    phase.drop_objection(this);
13  endtask
14 endclass : cat
```

The raise_objection() method
tells the UVM that we are not
finished



SUNY – New Paltz
Elect. & Comp. Eng.

Creating a Test

```
1 class cat extends uvm_test;
2   `uvm_component_utils(cat)
3
4   function new(string name, uvm_component parent);
5     super.new(name, parent);
6   endfunction : new
7
8   task run_phase(uvm_phase phase);
9     phase.raise_objection(this);
10    super.run();
11    `uvm_info("cat","The cat says 'meow'", UVM_INFO);
12    phase.drop_objection(this);
13  endtask
14 endclass : cat
```

The drop_objection() method tells the UVM that we have finished our test.



SUNY – New Paltz
Elect. & Comp. Eng.

Creating a Test

```
1 class cat extends uvm_test;
2   `uvm_component_utils(cat)
3
4   function new(string name,
5     super.new(name, parent);
6   endfunction : new
7
8   task run_phase(uvm_phase phase);
9     phase.raise_objection(this);
10    super.run();
11    `uvm_info("cat","The cat says 'meow'", UVM_INFO);
12    phase.drop_objection(this);
13  endtask
14 endclass : cat
```

The "this" keyword refers to the running instance of the cat object.



SUNY – New Paltz
Elect. & Comp. Eng.

Creating a Test

```
1 class dog extends uvm_test;
2
3   `uvm_component_utils(dog)
4
5   function new(string name, uvm_component parent);
6     super.new(name, parent);
7   endfunction : new
8
9   task run_phase(uvm_phase phase);
10    phase.raise_objection(this);
11    super.run();
12    `uvm_info ("dog","En español, el perro dice 'guau, guau'", UVM_INFO);
13    phase.drop_objection(this);
14  endtask
15
16 endclass : dog
17
```



SUNY – New Paltz
Elect. & Comp. Eng.

Running the Test: Top Level

run_test() creates a test object and executes its **run_phase()** task

```
1 import uvm_pkg::*;
2 import cat_dog_pkg::*;
3
4 module top;
5   initial run_test();
6
7 endmodule
8
9
```

```
1 if [file exists work] {vdel -all}
2 vlib work
3 vlog -f compile.f
4 vsim top +UVM_TESTNAME=cat
5 set NoQuitOnFinish 1
6 onbreak {resume}
7 run -all
8 vsim top +UVM_TESTNAME=dog
9 run -all
10
```



SUNY – New Paltz
Elect. & Comp. Eng.

Driving Simulation with the UVM




Interfaces: Portal to the Class World



**Classes don't have port lists.
How can we communicate with them?**



How do we connect the interface to the test?



We use a package variable

```
1 package memory_pkg;  
2   import uvm_pkg::*;  
3  
4   virtual interface memory_if global_mif;  
5  
6   `include "uvm_macros.svh"  
7   `include "quiet_test.svh"  
8   `include "verbose_test.svh"  
9   endpackage: memory_pkg  
10
```

Pass the interface to package

```
1 import uvm_pkg::*;
2 import memory_pkg::*;
3
4 module top;
5
6     memory_if mi();
7     memory dut (mi.mem_mp);
8
9     initial begin
10         string test_name;
11
12         memory_pkg::global_mif = mi;
13
14         run_test();
15     end
16
17 endmodule: top
```

Creating a Test

```
1 class quiet_test extends uvm_test;
2
3     `uvm_component_utils(quiet_test)
4
5     virtual interface memory_if mif;
6
7     function new(string name, uvm_component parent);
8         super.new(name, parent);
9
10    endfunction : new
11
12    virtual function void build_phase(uvm_phase phase);
13        super.build_phase(phase);
14        mif = memory_pkg::global_mif;
15    endfunction : build_phase
16
17    virtual task run_phase(uvm_phase phase);
18        int nloops=5;
19        logic [3:0] tiny_addr;
20
21        phase.raise_objection(this);
22
23        endtask // run
24
25    endclass : quiet_test
```

Extend `uvm_test` and put this object in the factory.

Creating a Test

```

1  class quiet_test extends uvm_test;
2
3      `uvm_component_utils(quiet_test)
4
5      virtual interface memory_if mif;
6
7      function new(string name, uvm_component parent);
8          super.new(name, parent);
9      endfunction : new
10
11
12      virtual function void build_phase(uvm_phase phase);
13          super.build_phase(phase);
14          mif = memory_pkg::global_mif;
15      endfunction : build_phase
16
17      virtual task run_phase(uvm_phase phase);
18          int nloops=5;
19          logic [3:0] tiny_addr;
20
21          phase.raise_objection(this);
22      endtask // run
23
24      endclass : quiet_test
25

```

Always create a constructor

Creating a Test

```

1  class quiet_test extends uvm_test;
2
3      `uvm_component_utils(quiet_test)
4
5      virtual interface memory_if mif;
6
7      function new(string name, uvm_component parent);
8          super.new(name, parent);
9      endfunction : new
10
11
12      virtual function void build_phase(uvm_phase phase);
13          super.build_phase(phase);
14          mif = memory_pkg::global_mif;
15      endfunction : build_phase
16
17      virtual task run_phase(uvm_phase phase);
18          int nloops=5;
19          logic [3:0] tiny_addr;
20
21          phase.raise_objection(this);
22      endtask // run
23
24      endclass : quiet_test
25

```

The UVM will call the
build_phase() task before
the run_phase() task
(more on build_phase() later)

Creating a Test

```

1  class quiet_test extends uvm_test;
2
3      `uvm_component_utils(quiet_test)
4
5      virtual interface memory_if mif;
6
7      function new(string name, uvm_component parent);
8          super.new(name, parent);
9
10         endfunction : new
11
12         virtual function void build_phase(uvm_phase phase);
13             super.build_phase(phase);
14             mif = memory_pkg::global_mif;
15         endfunction : build_phase
16
17         virtual task run_phase(uvm_phase phase);
18             int nloops=5;
19             logic [3:0] tiny_addr;
20
21             phase.raise_objection(this);
22
23         endtask // run
24
25     endclass : quiet_test

```

The `run_phase()` task stimulates the DUT

Getting the interface in build_phase()

memory_pkg.sv

```

1  package memory_pkg;
2      import uvm_pkg::*;
3
4      virtual interface memory_if global_mif;
5
6      `include "uvm_macros.svh"

```

top.sv

```

9      initial begin
10         memory_pkg::global_mif = mi;
11         run_test();
12     end

```

quiet_test.svh

```

12     virtual function void build_phase(uvm_phase phase);
13         super.build_phase(phase);
14         mif = memory_pkg::global_mif;
15     endfunction : build_phase

```

Take the interface out of the global variable in the package.

Stimulating the DUT in the run_phase() task

```
17 virtual task run_phase(uvm_phase phase);
18     int nloops=5;
19     logic [3:0] tiny_addr;
20
21     phase.raise_objection(this);
22     mif.wr = 1'b1;
23     for (int i=0; i< 'h10; i++) begin
24         @(negedge mif.clk);
25         mif.wr_data_reg = i;
26         mif.addr = i;
27     end
28
29     uvm_report_info("MEMORY TEST", $sprintf("Running %0d loops",nloops));
30
31     repeat (nloops) begin
32         @(negedge mif.clk);
33         mif.wr = $random;
34         mif.rd = ~mif.wr;
35         tiny_addr = $random;
36         mif.addr = {12'd0,tiny_addr};
37         if (mif.wr) mif.wr_data_reg = $random;
38     end
39     @(negedge mif.clk);
40     phase.drop_objection(this);
41 endtask // run
```



Stimulating the DUT in the run_phase() task

```
17 virtual task run_phase(uvm_phase phase);
18     int nloops=5;
19     logic [3:0] tiny_addr;
20
21     phase.raise_objection(this);
22     mif.wr = 1'b1;
23     for (int i=0; i< 'h10; i++) begin
24         @(negedge mif.clk);
25         mif.wr_data_reg = i;
26         mif.addr = i;
27     end
28
29     uvm_report_info("MEMORY TEST", $sprintf("Running %0d loops",nloops));
30
31     repeat (nloops) begin
32         @(negedge mif.clk);
33         mif.wr = $random;
34         mif.rd = ~mif.wr;
35         tiny_addr = $random;
36         mif.addr = {12'd0,tiny_addr};
37         if (mif.wr) mif.wr_data_reg = $random;
38     end
39     @(negedge mif.clk);
40     phase.drop_objection(this);
41 endtask // run
```

Use the interface to
access the signals



Creating a New Test

```

1  class verbose_test extends quiet_test;
2
3      `uvm_component_utils(verbose_test)
4
5      function new(string name, uvm_component parent);
6          super.new(name, parent);
7      endfunction : new
8
9      virtual task run_phase(uvm_phase phase);
10         int nloops=5;
11         logic [3:0] tiny_addr;
12
13         phase.raise_objection(this);
14         mif.wr = 1'b1;
15         for (int i=0; i< 'h10; i++) begin
16             @(negedge mif.clk);
17             mif.wr_data_reg = i;
18             mif.addr = i;
19             `uvm_info("TESTER", $sprintf("addr: %2h data: %2h rd: %1b wr:%1b",
20                                     mif.addr, mif.data, mif.rd, mif.wr), UVM_INFO);
21         end
22     end

```

Extend quiet_test class

Notify the UVM

Added `uvm_info to make it verbose

Creating a New Test

```

1  class verbose_test extends quiet_test;
2
3      `uvm_component_utils(verbose_test)
4
5      function new(string name, uvm_component parent);
6          super.new(name, parent);
7      endfunction : new
8
9      virtual task run_phase(uvm_phase phase);
10         int nloops=5;
11         logic [3:0] tiny_addr;
12
13         phase.raise_objection(this);
14         mif.wr = 1'b1;
15         for (int i=0; i< 'h10; i++) begin
16             @(negedge mif.clk);
17             mif.wr_data_reg = i;
18             mif.addr = i;
19             `uvm_info("TESTER", $sprintf("addr: %2h data: %2h rd: %1b wr:%1b",
20                                     mif.addr, mif.data, mif.rd, mif.wr), UVM_INFO);
21         end
22     end

```

Must have own constructor

Calls quiet_test constructor

Creating a New Test

```

1  class verbose_test extends quiet_test;
2
3  `uvm_component_utils(verbose_test)
4
5  function new(string name, uvm_component parent);
6      super.new(name, parent);
7  endfunction : new
8
9  virtual task run_phase(uvm_phase phase);
10     int nloops=5;
11     logic [3:0] tiny_addr;
12
13     phase.raise_objection(this);
14     mif.wr = 1'b1;
15     for (int i=0; i< 'h10; i++) begin
16         @(negedge mif.clk);
17         mif.wr_data_reg = i;
18         mif.addr = i;
19         `uvm_info("TESTER", $sprintf("addr: %2h data: %2h rd: %1b wr:%1b",
20                                     mif.addr, mif.data, mif.rd, mif.wr), UVM_INFO);
21     end
22

```

No build_phase() task!
Leverages build_phase() function from quiet_test



SUNY - New Paltz
Elect. & Comp. Eng.

Running the quiet_test

```

VSIM 2> vsim +UVM_TESTNAME=quiet_test top
# vsim +UVM_TESTNAME=quiet_test top
#
VSIM 3> run -all
#
# -----
# UVM-1.1b
# (C) 2007-2012 Mentor Graphics Corporation
# (C) 2007-2012 Cadence Design Systems, Inc.
#
# UVM_INFO @ 0: reporter [RNTST] Running test quiet_test...
# UVM_INFO @ 320: uvm_test_top [MEMORY TEST] Running 5 loops
# UVM_INFO verilog_src/uvm-1.1b/src/base/uvm_objection.svh(1120) @ 440: reporter [TEST_DONE] 'run' phase 1
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 3
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
#
# ** Report counts by id
# [MEMORY TEST] 1
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
#
# ** Note: $finish : /tools/mentor/questa/10.1c_1/questasim/linux/./verilog_src/uvm-1.1b/src/base/uvm
# Time: 440 ns Iteration: 55 Instance: /top

```



SUNY - New Paltz
Elect. & Comp. Eng.

Running the verbose_test

```
QuestaSim> do run.do
# QuestaSim vlog 10.1c_1 Compiler 2012.09 Sep  2 2012
#
# Top level modules:
#   top
#   vsim +UVM_TESTNAME=verbose_test top
# ** Note: (vsim-3812) Design is being optimized...
# 1
# -----
# UVM-1.1b
# (C) 2007-2012 Mentor Graphics Corporation
# (C) 2007-2012 Cadence Design Systems, Inc.
#
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM] quest
# UVM_INFO @ 0: reporter [RNTST] Running test verbose_test...
# UVM_INFO ./bench/verbose_test.svh(20) @ 20: uvm_test_top [TESTER] addr: 00 data: xx rd: 0 wr:1
# UVM_INFO ./bench/verbose_test.svh(20) @ 40: uvm_test_top [TESTER] addr: 01 data: 00 rd: 0 wr:1
# UVM_INFO ./bench/verbose_test.svh(20) @ 60: uvm_test_top [TESTER] addr: 02 data: 01 rd: 0 wr:1
# UVM_INFO ./bench/verbose_test.svh(20) @ 80: uvm_test_top [TESTER] addr: 03 data: 02 rd: 0 wr:1
# UVM_INFO ./bench/verbose_test.svh(20) @ 100: uvm_test_top [TESTER] addr: 04 data: 03 rd: 0 wr:1
# UVM_INFO ./bench/verbose_test.svh(20) @ 120: uvm_test_top [TESTER] addr: 05 data: 04 rd: 0 wr:1
```



SUNY – New Paltz
Elect. & Comp. Eng.

Steps to Create a UVM Test

- Create a test object by extending `uvm_test`
- Create a package variable that will hold the interface
- In the top level, instantiate the interface and put a copy of the interface into the package variable
- In the test's `build_phase()` task, get the interface out of the package variable
- Stimulate the DUT in the `run_phase()` task



SUNY – New Paltz
Elect. & Comp. Eng.

UVM Components

- <https://www.youtube.com/watch?v=H7hIurC1BPg>
- UVM Components are foundation of testbench structure
 - Step 1: Extend the *uvm_component* class or child class to define your component
 - Step 2: Use the '*uvm_component_utils()*' macro to register this class with factory
 - Step 3: Provide at least the minimum *uvm_component* constructor
 - Step 4: Override the *UVM* phase methods as necessary



- Much simpler
- No bfm from top level
- No run task
- Key here is phases
 - Built phase: create three lower-level components
 - UVM calls their build phases
 - Connect phase
 - Run phase
- Has build phase: pulls down bfm

```
class random_test extends uvm_test;
    `uvm_component_utils(random_test); /* register factory //

    random_tester tester_h;
    coverage    coverage_h;
    scoreboard  scoreboard_h;

    function void build_phase(uvm_phase phase);
        tester_h  = new("tester_h", this);
        coverage_h = new("coverage_h",  this);
        scoreboard_h = new("scoreboard_h",  this);
    endfunction : build_phase

    function new (string name, uvm_component parent);
        super.new(name,parent);
    endfunction : new

endclass
```



<pre> class random_tester; `uvm_component_utils (random_tester) virtual tinyalu_bfm bfm; function new (string name, uvm_component parent); super.new(name, parent); endfunction : new virtual function operation_t get_op(); bit [2:0] op_choice; op_choice = \$random; case (op_choice) 3'b000 : return no_op; 3'b001 : return add_op; 3'b010 : return and_op; 3'b011 : return xor_op; 3'b100 : return mul_op; 3'b101 : return no_op; 3'b110 : return rst_op; 3'b111 : return rst_op; endcase // case (op_choice) endfunction : get_op </pre>	<div data-bbox="876 283 1258 388"> <ul style="list-style-type: none"> • build phase: instead of constructor, to get bfm in config • Run phase </div> <pre> virtual function byte get_data(); bit [1:0] zero_ones; zero_ones = \$random; if (zero_ones == 2'b00) return 8'h00; else if (zero_ones == 2'b11) return 8'hFF; else return \$random; endfunction : get_data function void build_phase(uvm_phase phase); if(!uvm_config_db #(virtual tinyalu_bfm)::get(null, "*", "bfm", bfm)) \$fatal("Failed to get BFM"); endfunction : build_phase </pre>
---	--

<pre> task run_phase(uvm_phase phase); byte unsigned iA; byte unsigned iB; operation_t op_set; shortint result; phase.raise_objection(this); bfm.reset_alu(); repeat (1000) begin : random_loop op_set = get_op(); iA = get_data(); iB = get_data(); bfm.send_op(iA, iB, op_set, result); end : random_loop #500; phase.drop_objection(this); endtask : run_phase endclass : random_tester </pre>	<pre> class add_tester extends random_tester; `uvm_component_utils(add_tester) function new (string name, uvm_component parent); super.new(name, parent); endfunction : new function operation_t get_op(); bit [2:0] op_choice; return add_op; endfunction : get_op endclass : add_tester </pre>
--	---



Coverage

- Same set up
 - basic constructor
 - Build phase
 - Run phase

```
class coverage extends uvm_component;
`uvm_component_utils(coverage)
virtual tinyalu_bfm bfm;
byte    unsigned    A;
byte    unsigned    B;
operation_t op_set;
covergroup op_cov;
    coverpoint op_set {
        bins single_cycle[] = {[add_op : xor_op], rst_op,no_op};
        bins multi_cycle = {mul_op};
        bins opn_rst[] = ([add_op:mul_op] => rst_op);
        bins rst_opn[] = (rst_op => [add_op:mul_op]);
        bins sngl_mul[] = ([add_op:xor_op],no_op => mul_op);
        bins mul_sngl[] = (mul_op => [add_op:xor_op], no_op);
        bins twoops[] = ([add_op:mul_op] [* 2]);
        bins manymult = (mul_op [* 3:5]);
    }
endgroup
```



SUNY – New Paltz
Elect. & Comp. Eng.

```
covergroup zeros_or_ones_on_ops;
    all_ops : coverpoint op_set {
        ignore_bins null_ops = {rst_op, no_op};
    }
    a_leg: coverpoint A {
        bins zeros = {'h00};
        bins others= {'h01:'hFE}};
        bins ones = {'hFF};    }
    b_leg: coverpoint B {
        bins zeros = {'h00};
        bins others= {'h01:'hFE}};
        bins ones = {'hFF};    }
    op_00_FF: cross a_leg, b_leg, all_ops {
        bins add_00 = binsof(all_ops) intersect {add_op} &&(binsof(a_leg.zeros) || binsof(b_leg.zeros));
        bins add_FF = binsof(all_ops) intersect {add_op} &&(binsof(a_leg.ones) || binsof(b_leg.ones));
        bins and_00 = binsof(all_ops) intersect {and_op} &&(binsof(a_leg.zeros) || binsof(b_leg.zeros));
        bins and_FF = binsof(all_ops) intersect {and_op} &&(binsof(a_leg.ones) || binsof(b_leg.ones));
        bins xor_00 = binsof(all_ops) intersect {xor_op} &&(binsof(a_leg.zeros) || binsof(b_leg.zeros));
        bins xor_FF = binsof(all_ops) intersect {xor_op} &&(binsof(a_leg.ones) || binsof(b_leg.ones));
        bins mul_00 = binsof(all_ops) intersect {mul_op} &&(binsof(a_leg.zeros) || binsof(b_leg.zeros));
        bins mul_FF = binsof(all_ops) intersect {mul_op} &&(binsof(a_leg.ones) || binsof(b_leg.ones));
        bins mul_max = binsof(all_ops) intersect {mul_op} &&(binsof(a_leg.ones) && binsof(b_leg.ones));
        ignore_bins others_only = binsof(a_leg.others) && binsof(b_leg.others);
    }
endgroup
```

```
function new (string name, uvm_component parent);
    super.new(name, parent);
    op_cov = new();
    zeros_or_ones_on_ops = new();
endfunction : new
function void build_phase(uvm_phase phase);
    if(!uvm_config_db #(virtual tinyalu_bfm)::get(null, "*", "bfm", bfm))
        $fatal("Failed to get BFM");
endfunction : build_phase
task run_phase(uvm_phase phase);
    forever begin : sampling_block
        @(negedge bfm.clk);
        A = bfm.A;
        B = bfm.B;
        op_set = bfm.op_set;
        op_cov.sample();
        zeros_or_ones_on_ops.sample();
    end : sampling_block
endtask : run_phase
endclass : coverage
```

UVM will get the build phase and run phase going on it own.
Phase objective not needed since stimulus are not being generated.

```
class scoreboard extends
uvm_component;
    `uvm_component_utils(scoreboard);
    virtual tinyalu_bfm bfm;
    function new (string name, uvm_component
parent);
        super.new(name, parent);
    endfunction : new
function void build_phase(uvm_phase phase);
    if(!uvm_config_db #(virtual
tinyalu_bfm)::get(null, "*", "bfm", bfm))
        $fatal("Failed to get BFM");
endfunction : build_phase
```

```
task run_phase(uvm_phase phase);
    shortint predicted_result;
    forever begin : self_checker
        @(posedge bfm.done)
            #1;
        case (bfm.op_set)
            add_op: predicted_result = bfm.A + bfm.B;
            and_op: predicted_result = bfm.A & bfm.B;
            xor_op: predicted_result = bfm.A ^ bfm.B;
            mul_op: predicted_result = bfm.A * bfm.B;
        endcase // case (op_set)

        if ((bfm.op_set != no_op) && (bfm.op_set !=
rst_op))
            if (predicted_result != bfm.result)
                $error ("FAILED: A: %0h B: %0h op: %s
result: %0h",
                    bfm.A, bfm.B, bfm.op_set.name(),
bfm.result);
            end : self_checker
        endtask : run_phase
endclass : scoreboard
```

```
class add_test extends random_test;  
  `uvm_component_utils(add_test);
```

```
  add_tester tester_h;
```

```
  function new (string name, uvm_component parent);  
    super.new(name,parent);  
  endfunction : new
```

```
endclass
```

add_test leverages everything from random_test i.e. build phase, run phase. It does need its own constructor. All it needs tester_h variable to be set up.



Other verification methodologies



UVM versus OVM

- The Universal Verification Methodology (UVM) is a standardized methodology for verifying integrated circuit designs.
- UVM is derived mainly from the **OVM** (Open Verification Methodology)
- **OVM** is based on the eRM (e Reuse Methodology) for the e Verification Language developed by Verisity Design in 2001.



Configuring components in OVM and UVM

OVM	UVM
<pre> class my_env extends ovm_env; ... function void build(); ahb_cfg = ahb_config::type_id::create("ahb_cfg"); ahb_cfg.width = 16; // set additional fields set_config_object("", "ahb_cfg", ahb_cfg); endfunction ... endclass class my_ahb_agent extends ovm_component; ... function void build(); ovm_object cfg; ahb_config my_cfg; assert(get_config_object("ahb_cfg", cfg, 0); if (!\$cast(my_cfg, cfg)) ovm_report_error(...); ... endfunction ... endclass </pre>	<pre> class my_env extends uvm_env; ... function void build(); ahb_cfg = ahb_config::type_id::create("ahb_cfg"); ahb_cfg.width = 16; // set additional fields uvm_config_db#(ahb_config)::set(this, "ahb_agent", "ahb_cfg", ahb_cfg); endfunction ... endclass class my_ahb_agent extends uvm_component; ... function void build(); ahb_config my_cfg; if (!uvm_config_db::ahb_config::get(this, "", "ahb_cfg", my_cfg); `uvm_error(...) ... endfunction ... endclass </pre>



Comparing end of test in OVM and UVM

OVM	UVM
<pre>task run(); seq.start(m_virtual_sequencer); global_stop_request(); endtask</pre>	<pre>task run_phase(uvm_phase phase); phase.raise_objection(this); seq.start(m_virtual_sequencer); phase.lower_objection(this); endtask</pre>
<pre>task run(); ovm_test_done.raise_objection(); seq.start(m_virtual_sequencer); ovm_test_done.drop_objection(); endtask</pre>	<pre>task run_phase(uvm_phase phase); phase.raise_objection(this , "started sequence"); seq.start(m_virtual_sequencer); phase.drop_objection(this , "finished sequence"); endtask</pre>



SUNY – New Paltz
Elect. & Comp. Eng.